Fast verified post-quantum software, part 1: RAM subroutines

#### D. J. Bernstein

Performance pressure  $\Rightarrow$  tons of new crypto software  $\Rightarrow$  many mistakes passing tests  $\Rightarrow$  frequent security disasters.

e.g. 2019.06 "Warning: Google Researcher Drops Windows 10 Zero-Day Security Bomb": modular inverse.

e.g. 2019.09 "Produced signatures were valid but leaked information on the private key": Falcon.

e.g. 2019.10 "Minerva attack can recover private keys from smart cards, cryptographic libraries".

e.g. 2020.08 "A key-recovery timing attack on . . . FrodoKEM".

e.g. 2020.12 "It looks like the FrodoKEM team also fixed the timing oracle [GJN20] badly and caused a more serious security problem while trying to do that."

ified antum software, RAM subroutines

rnstein

ance pressure  $\Rightarrow$ new crypto software  $\Rightarrow$ istakes passing tests ⇒ security disasters.

9.06 "Warning: Google ner Drops Windows Day Security Bomb": inverse.

e.g. 2019.09 "Produced signatures were valid but leaked information on the private key": Falcon.

e.g. 2019.10 "Minerva attack can recover private keys from smart cards, cryptographic libraries".

e.g. 2020.08 "A key-recovery timing attack on ... FrodoKEM".

e.g. 2020.12 "It looks like the FrodoKEM team also fixed the timing oracle [GJN20] badly and caused a more serious security problem while trying to do that." Many fu Keccak "Keccak

>20 opt of Kecca Also, for

many fu

ware, outines

ure  $\Rightarrow$   $\Rightarrow$   $\Rightarrow$   $\Rightarrow$   $\Rightarrow$   $\Rightarrow$   $\Rightarrow$   $\Rightarrow$   $\Rightarrow$ 

rning: Google Windows rity Bomb": e.g. 2019.09 "Produced signatures were valid but leaked information on the private key": Falcon.

e.g. 2019.10 "Minerva attack can recover private keys from smart cards, cryptographic libraries".

e.g. 2020.08 "A key-recovery timing attack on . . . FrodoKEM".

e.g. 2020.12 "It looks like the FrodoKEM team also fixed the timing oracle [GJN20] badly and caused a more serious security problem while trying to do that."

# Many functions ×

Keccak (SHA-3) to "Keccak Code Pace >20 optimized im of Keccak: AVX2, Also, for "parallel many further implements."

ogle

2

e.g. 2019.09 "Produced signatures were valid but leaked information on the private key": Falcon.

e.g. 2019.10 "Minerva attack can recover private keys from smart cards, cryptographic libraries".

e.g. 2020.08 "A key-recovery timing attack on . . . FrodoKEM".

e.g. 2020.12 "It looks like the FrodoKEM team also fixed the timing oracle [GJN20] badly and caused a more serious security problem while trying to do that."

# Many functions × many CP

Keccak (SHA-3) team main "Keccak Code Package" wit >20 optimized implementat of Keccak: AVX2, NEON, e Also, for "parallel Keccak", many further implementation

e.g. 2019.09 "Produced signatures were valid but leaked information on the private key": Falcon.

e.g. 2019.10 "Minerva attack can recover private keys from smart cards, cryptographic libraries".

e.g. 2020.08 "A key-recovery timing attack on . . . FrodoKEM".

e.g. 2020.12 "It looks like the FrodoKEM team also fixed the timing oracle [GJN20] badly and caused a more serious security problem while trying to do that."

### Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

e.g. 2019.09 "Produced signatures were valid but leaked information on the private key": Falcon.

e.g. 2019.10 "Minerva attack can recover private keys from smart cards, cryptographic libraries".

e.g. 2020.08 "A key-recovery timing attack on . . . FrodoKEM".

e.g. 2020.12 "It looks like the FrodoKEM team also fixed the timing oracle [GJN20] badly and caused a more serious security problem while trying to do that."

# Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

Why not portable C code using "optimizing" compiler? Slower.

e.g. 2019.09 "Produced signatures were valid but leaked information on the private key": Falcon.

e.g. 2019.10 "Minerva attack can recover private keys from smart cards, cryptographic libraries".

e.g. 2020.08 "A key-recovery timing attack on ... FrodoKEM".

e.g. 2020.12 "It looks like the FrodoKEM team also fixed the timing oracle [GJN20] badly and caused a more serious security problem while trying to do that."

# Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

Why not portable C code using "optimizing" compiler? Slower.

Post-quantum crypto is going down same path: AVX2, ARM Cortex-M4, Cortex-A7, Cortex-A53, Zen, AVX-512, RISC-V, . . .

9.09 "Produced signatures id but leaked information rivate key": Falcon.

9.10 "Minerva attack can private keys from smart yptographic libraries".

0.08 "A key-recovery ttack on . . . FrodoKEM" .

O.12 "It looks like the EM team also fixed the racle [GJN20] badly and more serious security while trying to do that."

### Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

Why not portable C code using "optimizing" compiler? Slower.

Post-quantum crypto is going down same path: AVX2, ARM Cortex-M4, Cortex-A7, Cortex-A53, Zen, AVX-512, RISC-V, . . .

Some go

For some

Without can have that the does wh

duced signatures ked information

": Falcon.

erva attack can

s from smart

ic libraries".

ey-recovery
.. FrodoKEM".

oks like the also fixed the 120] badly and ious security ng to do that."

# Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

Why not portable C code using "optimizing" compiler? Slower.

Post-quantum crypto is going down same path: AVX2, ARM Cortex-M4, Cortex-A7, Cortex-A53, Zen, AVX-512, RISC-V, . . .

### Some good news

For some types of and some types of

Without insane lever can have an autor that the optimized does what the specific control of the specif

atures ation

k can nart 3".

KEM".

he the and ty hat."

# Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

Why not portable C code using "optimizing" compiler? Slower.

Post-quantum crypto is going down same path: AVX2, ARM Cortex-M4, Cortex-A7, Cortex-A53, Zen, AVX-512, RISC-V, . . .

#### Some good news

For some types of optimized and some types of specs:

Without insane levels of efforces on have an automated guaranteed that the optimized code does what the spec says.

#### Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

Why not portable C code using "optimizing" compiler? Slower.

Post-quantum crypto is going down same path: AVX2, ARM Cortex-M4, Cortex-A7, Cortex-A53, Zen, AVX-512, RISC-V, . . .

#### Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

### Many functions × many CPUs

Keccak (SHA-3) team maintains "Keccak Code Package" with >20 optimized implementations of Keccak: AVX2, NEON, etc. Also, for "parallel Keccak", many further implementations.

Why not portable C code using "optimizing" compiler? Slower.

Post-quantum crypto is going down same path: AVX2, ARM Cortex-M4, Cortex-A7, Cortex-A53, Zen, AVX-512, RISC-V, . . .

#### Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

Security reviewer still has to check whether the spec is secure and has to check for bugs in the verification tools—but saves tons of time in checking code optimized for each CPU.

# nctions × many CPUs

(SHA-3) team maintains Code Package" with imized implementations ak: AVX2, NEON, etc. "parallel Keccak", or ther implementations.

t portable C code using ing" compiler? Slower.

antum crypto is going me path: AVX2, ARM 14, Cortex-A7, Cortexn, AVX-512, RISC-V, . . .

### Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

Security reviewer still has to check whether the spec is secure and has to check for bugs in the verification tools—but saves tons of time in checking code optimized for each CPU.

What ex

Starting algorithm Why do written is

#### many CPUs

eam maintains kage" with plementations NEON, etc. Keccak", ementations.

C code using oiler? Slower.

pto is going
AVX2, ARM
A-A7, Cortex2, RISC-V, . . .

### Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

Security reviewer still has to check whether the spec is secure and has to check for bugs in the verification tools—but saves tons of time in checking code optimized for each CPU.

# What exactly is "t

Starting in 1960, or algorithms—writted Why do we tolerate written in English

### Us

tains
th
ions
tc.

ns.

ver.

ig RM ex-

·, · · ·

# Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

Security reviewer still has to check whether the spec is secure and has to check for bugs in the verification tools—but saves tons of time in checking code optimized for each CPU.

# What exactly is "the spec"?

Starting in 1960, CACM pull algorithms—written in ALGO Why do we tolerate algorithms written in English "pseudoco"

#### Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

Security reviewer still has to check whether the spec is secure and has to check for bugs in the verification tools—but saves tons of time in checking code optimized for each CPU.

# What exactly is "the spec"?

Starting in 1960, CACM published algorithms—written in ALGOL. Why do we tolerate algorithms written in English "pseudocode"?

#### Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

Security reviewer still has to check whether the spec is secure and has to check for bugs in the verification tools—but saves tons of time in checking code optimized for each CPU.

# What exactly is "the spec"?

Starting in 1960, CACM published algorithms—written in ALGOL. Why do we tolerate algorithms written in English "pseudocode"?

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

#### Some good news

For some types of optimized code, and some types of specs:

Without insane levels of effort, can have an automated guarantee that the optimized code does what the spec says.

Security reviewer still has to check whether the spec is secure and has to check for bugs in the verification tools—but saves tons of time in checking code optimized for each CPU.

### What exactly is "the spec"?

Starting in 1960, CACM published algorithms—written in ALGOL. Why do we tolerate algorithms written in English "pseudocode"?

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify  $spec = ref = avx2 = \cdots$ . Security reviewers focus on spec.

#### od news

e types of optimized code, e types of specs:

insane levels of effort, e an automated guarantee optimized code at the spec says.

reviewer still has to hether the spec is secure to check for the verification tools s tons of time in checking timized for each CPU.

# What exactly is "the spec"?

Starting in 1960, CACM published algorithms—written in ALGOL. Why do we tolerate algorithms written in English "pseudocode"?

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify spec =  $ref = avx2 = \cdots$ Security reviewers focus on spec.

#### Case stu

Many al CPU RA secret ac Can we

els of effort, nated guarantee code c says.

still has to spec is secure for ation tools time in checking

each CPU.

# What exactly is "the spec"?

Starting in 1960, CACM published algorithms—written in ALGOL. Why do we tolerate algorithms written in English "pseudocode"?

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify spec =  $ref = avx2 = \cdots$ Security reviewers focus on spec.

#### Case study: RAM

Many algorithms r CPU RAM instruc secret addresses th Can we eliminate ort, rantee

ecure

ecking

# What exactly is "the spec"?

Starting in 1960, CACM published algorithms—written in ALGOL. Why do we tolerate algorithms written in English "pseudocode"?

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify spec =  $ref = avx2 = \cdots$ . Security reviewers focus on spec.

# Case study: RAM subroutin

Many algorithms rely on RA CPU RAM instructions leak secret addresses through time. Can we eliminate timing lea

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify spec =  $ref = avx2 = \cdots$ . Security reviewers focus on spec.

#### Case study: RAM subroutines

Many algorithms rely on RAM.

CPU RAM instructions leak
secret addresses through timing.

Can we eliminate timing leaks?

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify  $spec = ref = avx2 = \cdots$ . Security reviewers focus on spec.

#### Case study: RAM subroutines

Many algorithms rely on RAM.

CPU RAM instructions leak
secret addresses through timing.

Can we eliminate timing leaks?

Yes! Replace CPU RAM insns with software to simulate RAM.

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify  $spec = ref = avx2 = \cdots$ . Security reviewers focus on spec.

#### Case study: RAM subroutines

Many algorithms rely on RAM.

CPU RAM instructions leak
secret addresses through timing.

Can we eliminate timing leaks?

Yes! Replace CPU RAM insns with software to simulate RAM.

Speedup #1: Use sorting to efficiently simulate *parallel* RAM.

"Easier to read than ref": that's because ref

- was forced to be in C,
- often tries to be constant time,
- sometimes tries to be fast.

No conflict between spec being (1) easy to read, (2) executable. Verify spec =  $ref = avx2 = \cdots$ . Security reviewers focus on spec.

#### Case study: RAM subroutines

Many algorithms rely on RAM.

CPU RAM instructions leak
secret addresses through timing.

Can we eliminate timing leaks?

Yes! Replace CPU RAM insns with software to simulate RAM.

Speedup #1: Use sorting to efficiently simulate *parallel* RAM.

Speedup #2: Sometimes same permutation is applied to many inputs. Precompute "control bits" for permutation.

# cactly is "the spec"?

in 1960, CACM published ms—written in ALGOL. we tolerate algorithms in English "pseudocode"?

to read than ref":

ecause ref

rced to be in C,

tries to be constant time,

imes tries to be fast.

lict between spec being to read, (2) executable.

pec = ref = avx2 = ···.

reviewers focus on spec.

# Case study: RAM subroutines

Many algorithms rely on RAM.

CPU RAM instructions leak
secret addresses through timing.

Can we eliminate timing leaks?

Yes! Replace CPU RAM insns with software to simulate RAM.

Speedup #1: Use sorting to efficiently simulate *parallel* RAM.

Speedup #2: Sometimes same permutation is applied to many inputs. Precompute "control bits" for permutation.

for sorting Verified

2018 Be

2020 Be for const HOL Lig

Coming of the po

This softinside cut for Class permuta

NTRU F

CACM published en in ALGOL. te algorithms "pseudocode"?

an ref":

e in C, constant time,

to be fast.

en spec being (2) executable. (2) = ...

 $f = avx2 = \cdots$ . focus on spec.

# Case study: RAM subroutines

Many algorithms rely on RAM.

CPU RAM instructions leak
secret addresses through timing.

Can we eliminate timing leaks?

Yes! Replace CPU RAM insns with software to simulate RAM.

Speedup #1: Use sorting to efficiently simulate *parallel* RAM.

Speedup #2: Sometimes same permutation is applied to many inputs. Precompute "control bits" for permutation.

2018 Bernstein: specifier sorting integer Verified constant-t

2020 Bernstein: specific constant-time HOL Light proof of

Coming soon: ver of the permutation

This software is all inside current software for Classic McElied permutations), N7

NTRU Prime (sor

ms ode"?

time,

eing able.

= · · · .

spec.

# Case study: RAM subroutines

Many algorithms rely on RAM.

CPU RAM instructions leak
secret addresses through timing.

Can we eliminate timing leaks?

Yes! Replace CPU RAM insns with software to simulate RAM.

Speedup #1: Use sorting to efficiently simulate *parallel* RAM.

Speedup #2: Sometimes same permutation is applied to many inputs. Precompute "control bits" for permutation.

2018 Bernstein: speed recorfor sorting integer arrays.

Verified constant-time softwards

2020 Bernstein: speed recorfor constant-time permutation HOL Light proof of algorithm

Coming soon: verification of the permutation software

This software is already used inside current software releafor Classic McEliece (sorting permutations), NTRU (sortiNTRU Prime (sorting).

6

#### Case study: RAM subroutines

Many algorithms rely on RAM. CPU RAM instructions leak secret addresses through timing. Can we eliminate timing leaks?

Yes! Replace CPU RAM insns with software to simulate RAM.

Speedup #1: Use sorting to efficiently simulate parallel RAM.

Speedup #2: Sometimes same permutation is applied to many inputs. Precompute "control bits" for permutation.

2018 Bernstein: speed records for sorting integer arrays. Verified constant-time software.

2020 Bernstein: speed records for constant-time permutations. HOL Light proof of algorithm.

Coming soon: verification of the permutation software.

This software is already used inside current software releases for Classic McEliece (sorting and permutations), NTRU (sorting), NTRU Prime (sorting).

dy: RAM subroutines

gorithms rely on RAM.

M instructions leak

ddresses through timing.

eliminate timing leaks?

place CPU RAM insns tware to simulate RAM.

#1: Use sorting to y simulate parallel RAM.

#2: Sometimes rmutation is applied inputs. Precompute bits" for permutation. 2018 Bernstein: speed records for sorting integer arrays. Verified constant-time software.

2020 Bernstein: speed records for constant-time permutations. HOL Light proof of algorithm.

Coming soon: verification of the permutation software.

This software is already used inside current software releases for Classic McEliece (sorting and permutations), NTRU (sorting), NTRU Prime (sorting).

The con

Imagine automat fast bina "Compil prove th always v

If all of

ely on RAM. tions leak rough timing.

timing leaks?

RAM insns imulate RAM.

sorting to e parallel RAM.

netimes is applied recompute permutation.

2018 Bernstein: speed records for sorting integer arrays. Verified constant-time software.

2020 Bernstein: speed records for constant-time permutations. HOL Light proof of algorithm.

Coming soon: verification of the permutation software.

This software is already used inside current software releases for Classic McEliece (sorting and permutations), NTRU (sorting), NTRU Prime (sorting).

### The conventional

Imagine an optimi

automatically conv fast binary for whi "Compiler verifica prove that the cor always works corre

If all of this is don

6

<u>es</u>

Μ.

ning.

ks?

ns

AM.

RAM.

e on. 2018 Bernstein: speed records for sorting integer arrays. Verified constant-time software.

2020 Bernstein: speed records for constant-time permutations. HOL Light proof of algorithm.

Coming soon: verification of the permutation software.

This software is already used inside current software releases for Classic McEliece (sorting and permutations), NTRU (sorting), NTRU Prime (sorting).

# The conventional path

Imagine an optimizing compautomatically converting sp fast binary for whichever CF

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

2018 Bernstein: speed records for sorting integer arrays. Verified constant-time software.

2020 Bernstein: speed records for constant-time permutations. HOL Light proof of algorithm.

Coming soon: verification of the permutation software.

This software is already used inside current software releases for Classic McEliece (sorting and permutations), NTRU (sorting), NTRU Prime (sorting).

### The conventional path

Imagine an optimizing compiler automatically converting spec  $\rightarrow$  fast binary for whichever CPU.

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

.

2018 Bernstein: speed records for sorting integer arrays. Verified constant-time software.

2020 Bernstein: speed records for constant-time permutations. HOL Light proof of algorithm.

Coming soon: verification of the permutation software.

This software is already used inside current software releases for Classic McEliece (sorting and permutations), NTRU (sorting), NTRU Prime (sorting).

### The conventional path

Imagine an optimizing compiler automatically converting spec  $\rightarrow$  fast binary for whichever CPU.

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

Reality: Again, look at Keccak.

Speedups > automated speedups > verified automated speedups.

rnstein: speed records ng integer arrays.

constant-time software.

rnstein: speed records tant-time permutations. ght proof of algorithm.

soon: verification ermutation software.

tware is already used irrent software releases sic McEliece (sorting and tions), NTRU (sorting), Prime (sorting).

# The conventional path

Imagine an optimizing compiler automatically converting spec → fast binary for whichever CPU.

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

Reality: Again, look at Keccak.

Speedups > automated speedups > verified automated speedups. Verifying **Optimiz**  $\mathtt{spec} o$  $\mathtt{opt4} \to$ Some m

CPUs sh

time software.

permutations.
of algorithm.

ification

n software.

ready used ware releases ce (sorting and TRU (sorting), ting).

# The conventional path

Imagine an optimizing compiler automatically converting spec  $\rightarrow$  fast binary for whichever CPU.

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

Reality: Again, look at Keccak.

Speedups > automated speedups > verified automated speedups.

Verifying fast soft

 ds ons.

m.

ses and ng),

# The conventional path

Imagine an optimizing compiler automatically converting spec  $\rightarrow$ fast binary for whichever CPU.

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

Reality: Again, look at Keccak.

Speedups > automated speedups > verified automated speedups.

# Verifying fast software

Optimization experts:  $\mathtt{spec} o \mathtt{opt} o \mathtt{opt2} o \mathtt{opt}$  $opt4 \rightarrow opt5 \rightarrow \cdots \rightarrow avx5$ Some manual steps, some to

CPUs share some steps.

#### The conventional path

Imagine an optimizing compiler automatically converting spec  $\rightarrow$  fast binary for whichever CPU.

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

Reality: Again, look at Keccak.

Speedups > automated speedups > verified automated speedups.

### Verifying fast software

Optimization experts:

spec  $\rightarrow$  opt  $\rightarrow$  opt2  $\rightarrow$  opt3  $\rightarrow$  opt4  $\rightarrow$  opt5  $\rightarrow \cdots \rightarrow$  avx2. Some manual steps, some tools. CPUs share some steps.

#### The conventional path

Imagine an optimizing compiler automatically converting spec  $\rightarrow$  fast binary for whichever CPU.

"Compiler verification": prove that the compiler always works correctly.

If all of this is done, great!

Reality: Again, look at Keccak.

Speedups > automated speedups > verified automated speedups.

# Verifying fast software

Optimization experts:  $\operatorname{spec} \to \operatorname{opt} \to \operatorname{opt} 2 \to \operatorname{opt} 3 \to \operatorname{opt} 4 \to \operatorname{opt} 5 \to \cdots \to \operatorname{avx} 2.$ 

Some manual steps, some tools. CPUs share some steps.

"Translation validation":
verify equivalence of
tool output to tool input.
Doesn't require verifying
that the tool *always* works.

"Transformation verification": verify equivalence of manual output to manual input.

# ventional path

an optimizing compiler ically converting spec  $\rightarrow$  ary for whichever CPU.

er verification": at the compiler vorks correctly.

this is done, great!

Again, look at Keccak.

 $\sim$ 

ed speedups > automated speedups.

# Verifying fast software

Optimization experts:  $spec \rightarrow opt \rightarrow opt2 \rightarrow opt3 \rightarrow opt4 \rightarrow opt5 \rightarrow \cdots \rightarrow avx2.$  Some manual steps, some tools. CPUs share some steps.

"Translation validation":
verify equivalence of
tool output to tool input.
Doesn't require verifying
that the tool *always* works.

"Transformation verification": verify equivalence of manual output to manual input.

# Allowing

For verif

 $spec \leftrightarrow verif3$ 

match the spec ightarrow opt4 ightarrow

Don't tr

verting spec ightarrowchever CPU.

tion": npiler

ectly.

e, great!

ok at Keccak.

ps >

l speedups.

# Verifying fast software

Optimization experts:

 $\mathtt{spec} o \mathtt{opt} o \mathtt{opt2} o \mathtt{opt3} o$  $\mathtt{opt4} \to \mathtt{opt5} \to \cdots \to \mathtt{avx2}$ .

Some manual steps, some tools. CPUs share some steps.

"Translation validation":

verify equivalence of tool output to tool input.

Doesn't require verifying that the tool always works.

"Transformation verification": verify equivalence of manual output to manual input.

# Allowing new verif

For verification, su  $\mathtt{spec} \leftrightarrow \mathtt{verif} \leftrightarrow$  $verif3 \leftrightarrow \cdots \leftrightarrow i$ 

Don't try to force match the develop  $\mathtt{spec} o \mathtt{opt} o \mathtt{op}$  $\mathtt{opt4} o \mathtt{opt5} o \cdot$ 

iler

U.

cak.

 $\mathsf{ec} o$ 

# Verifying fast software

Optimization experts:  $\mathtt{spec} o \mathtt{opt} o \mathtt{opt2} o \mathtt{opt3} o$  $\mathtt{opt4} \to \mathtt{opt5} \to \cdots \to \mathtt{avx2}.$ Some manual steps, some tools. CPUs share some steps.

"Translation validation": verify equivalence of tool output to tool input. Doesn't require verifying that the tool always works.

"Transformation verification": verify equivalence of manual output to manual input.

# Allowing new verification ch

For verification, suffices to be  $\mathtt{spec} \leftrightarrow \mathtt{verif} \leftrightarrow \mathtt{verif2} \leftrightarrow$  $verif3 \leftrightarrow \cdots \leftrightarrow avx2.$ 

Don't try to force this chain match the development path  $\mathtt{spec} o \mathtt{opt} o \mathtt{opt2} o \mathtt{opt}$  $opt4 \rightarrow opt5 \rightarrow \cdots \rightarrow avx5$  Optimization experts:

spec  $\to$  opt  $\to$  opt2  $\to$  opt3  $\to$  opt4  $\to$  opt5  $\to \cdots \to$  avx2. Some manual steps, some tools.

"Translation validation":
verify equivalence of
tool output to tool input.
Doesn't require verifying
that the tool *always* works.

CPUs share some steps.

"Transformation verification": verify equivalence of manual output to manual input.

### Allowing new verification chains

For verification, suffices to build spec  $\leftrightarrow$  verif  $\leftrightarrow$  verif2  $\leftrightarrow$  verif3  $\leftrightarrow \cdots \leftrightarrow$  avx2.

Don't try to force this chain to match the development path spec  $\rightarrow$  opt  $\rightarrow$  opt2  $\rightarrow$  opt3  $\rightarrow$  opt4  $\rightarrow$  opt5  $\rightarrow \cdots \rightarrow$  avx2.

#### Verifying fast software

Optimization experts:

spec  $\rightarrow$  opt  $\rightarrow$  opt2  $\rightarrow$  opt3  $\rightarrow$  opt4  $\rightarrow$  opt5  $\rightarrow \cdots \rightarrow$  avx2. Some manual steps, some tools. CPUs share some steps.

"Translation validation":
verify equivalence of
tool output to tool input.
Doesn't require verifying
that the tool *always* works.

"Transformation verification": verify equivalence of manual output to manual input.

# Allowing new verification chains

For verification, suffices to build spec  $\leftrightarrow$  verif  $\leftrightarrow$  verif2  $\leftrightarrow$  verif3  $\leftrightarrow \cdots \leftrightarrow$  avx2.

Don't try to force this chain to match the development path spec  $\rightarrow$  opt  $\rightarrow$  opt2  $\rightarrow$  opt3  $\rightarrow$  opt4  $\rightarrow$  opt5  $\rightarrow \cdots \rightarrow$  avx2.

Separation promotes independent speedups in (1) the development process and (2) the verification process: e.g., vectorization is often challenging for development but trivial for verification.